



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,249	07/30/2003	Brian Sze-Ki Mo	018865-001740US	9390
20350	7590	05/03/2005	EXAMINER	
TOWNSEND AND TOWNSEND AND CREW, LLP TWO EMBARCADERO CENTER EIGHTH FLOOR SAN FRANCISCO, CA 94111-3834			HA, NATHAN W	
		ART UNIT	PAPER NUMBER	2814

DATE MAILED: 05/03/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

H.A

Office Action Summary	Application No.	Applicant(s)
	10/630,249	MO ET AL.
	Examiner Nathan W. Ha	Art Unit 2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 14 February 2005.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 46-120 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 46-120 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 46-52, 54-58, 60-65, 67-73, 84, 86-87, 89, and 92-95, 97-103, 105-109, 111-113, and 118 are rejected under 35 U.S.C. 102(e) as being anticipated by Hsieh et al., US 5,689,128, hereinafter, Hsieh.

In regard to claims 46, 67, and 97, in fig. 3, Hsieh discloses a field effect transistor comprising:

a semiconductor substrate 10 having dopants of a first conductivity type, n-type;
a trench 24 extending a predetermined depth into the semiconductor substrate;
a doped well 14 having dopants of a second conductivity type, p-type, opposite to the first conductivity type and extending into the semiconductor substrate to form a well junction at a first depth;

a doped source region 20 having dopants of the first conductivity type and extending into the semiconductor substrate to form a source junction at a second depth; and

a doped heavy body region 36 or 18 having dopants of the second conductivity type and extending into the doped well to form a heavy body junction at a depth that is deeper than the source junction and shallower than the depth of the trench,

wherein the heavy body region inherently forms an abrupt junction in the doped well. The gate-forming trenches 22 arranged substantially parallel to each other.

It should be noted that even though the cited reference does not mention the function of the heavily doped region as abrupt junction. However, the cited art discloses a structure of the device that is identical with the instant application's device. Therefore, the cited device is capable of performing functions and properties as currently claimed.

In regard to claims 48, 68, and 99, Hshieh further discloses that the doped well has a flat bottom. See fig. 3, for example.

In regard to claims 49, 71, and 100, wherein the trench has rounded top corners. See also, fig. 3.

In regard to claims 50, 72, and 101, wherein the trench has rounded bottoms corners. See also, fig. 3.

In regard to claims 51, 73, and 102, wherein the trench has rounded top and bottom corners. See also, fig. 3.

In regard to claims 52 and 103, wherein the heavy body comprises a heavily doped region 18 formed by implanting dopants of the second conductivity type at an approximate location of the abrupt junction. See also, fig. 3.

In regard to claims 54, 89, and 105, wherein the substrate comprises a first highly doped region 10 and a second doped region 34 disposed above said first highly

doped region, the second doped region having a lower doping concentration relative to the first highly doped region. See fig.3, where the plus sign indicates heavier concentration.

In regard to claims 55 and 106, Hshieh further discloses a terminator structure surrounding the device. See the discussion in col.3, lines 45-49.

In regard to claims 56 and 107, wherein the termination portion comprises a doped region, and it inherently creates a p/n junction therein. See also, col. 3, lines 45-49.

In regard to claims 57-58, and 108-109, in accordance with the above claim objections, wherein the termination portion conventionally contains trench. See also, col.3, lines 46-48.

In regard to claims 60-61, and 111-112, Hshieh further discloses the second doped region, region 34, has a thickness of 1-2 microns. See col. 4, lines 49-51.

In regard to claims 62-63, 92-93, and 113-114, wherein the doped well extends into the second doped region of the substrate such that the resulting thickness of the second doped region of the substrate is approximately 1 micron. See col. 4, line 1 and col.4, lines 49-51.

In regard to claims 64, 94, and 115, wherein the depth of the doped heavy body is .5 microns. See col. 4, lines 3-5.

In regard to claims 65, 95, and 116, wherein a distance between a bottom of the doped heavy body to the doped well junction ranges from approximately 0.5 to 1.5

microns. Figure 3 depicts this range since region 14 is 2.5 microns and heavily doped region 18 extends at least half way of the region 34. See col.3, lines 15-19 and fig. 3.

In regard to claim 70, wherein the doped well has a depth less than the first depth of the gate-forming trenches. See fig.3.

In regard to claim 84, wherein between a pair of adjacent trenches a plurality of doped source regions 20 are positioned on opposite sides of each trench, and wherein the heavy body is bounded by the pair of adjacent trenches and the doped source regions. See fig. 3, for example.

In regard to claim 86, Hshieh further discloses a layer 24 of dielectric material lining inside walls of each of said plurality of gate-forming trenches; and a layer of conductive material 22, gate, substantially filling the gate-forming trenches. See col. 3, lines 21-26.

In regard to claim 87, wherein the layer of conductive material comprises polysilicon. See col. 3, lines 24-25.

In regard to claims 47, 69, and 98, the device as mentioned above further inherently discloses that location of the abrupt junction relative to the well junction at the second depth is adjusted so that, when voltage is applied to the transistor, a peak electric field is spaced away from the trench in the semiconductor. For instance, the depth of the abrupt junction significantly changes in order to control the current that passes through the channel of the device. It should be noted that the electrical field which inherently occurs there in is controlled relatively by the magnitude of the current. For example, when an external voltage is applied at the gate of the device, it excites

electrons to move in one direction creating a current in a reverse direction therein. The electric field, however, is created. Therefore, to control the electric field it is inherently to control the current. The current is controlled by the concentration and the thickness of the channel of the transistor. See also, col. 4, lines 15-30.

In regard to claim 118, fig. 1, shows the deep dope region 16 extending into the substrate to a depth below the trench.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 53, 59, and 74-83, 85, 88, 90-91, 96, 104, and 110, and 119-120 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hshieh as applied to claims 46-49, 50-52, 54-58, 60-65, 67-73, 84, 86-87, 89, and 92-95 above, and further in view of Williams et al. (US 6,204,533, hereinafter, Williams.)

In regard to claims 53, 88, and 104, Hshieh discloses all of the claimed limitations as mentioned above and further discloses that the trench is lined up with a dielectric material 24 and filled with conductive material 22, fig. 3. Hshieh, however, does not expressly disclose that the conductive material is recessed relatively to the surface of the substrate.

Williams, in fig. 3, for example, discloses an analogous device that includes substrate 300, doped region 302 with a first conductivity type (n-type), heavily doped region 317, and deep trenches 304. These trenches are filled with conductive material and coated with an insulating layer 306B. The trenches are recessed relatively to the surface of the substrate in order to allow the insulating layer to cover entirely the conductive layer. This layer, therefore, securely isolated from the above conductive layer 312 and active regions in the vicinity, therefore, preventing shortage that might happen among these regions, for example, the gate, the source, and wells, etc. Shorting the gate to the source would disable the device. See also, col. 4, lines 40-46.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to imbed a recess on the conductive area as taught by Williams in Hsieh's device to further secure the conductive layer as discussed above in order to prevent electrically short circuit that would disable the MOSFET.

In regard to claims 59, 74, 76, 78, and 110, and in accordance with the claimed objections above, Hsieh discloses all of the claimed limitations. Hsieh further discusses termination region surrounding the device, or gate-forming trenches. Since Hsieh does not explicitly show this termination region in the drawings, the Office assumes that Hsieh does not expressly disclose the depth of this termination region such substantially the same depth (this could be a little deeper since the term substantially relatively does not describe the exact number) as the transistor trench.

Williams, in fig. 3, for example, discloses an analogous device that includes substrate 300, doped region 302 with a first conductivity type (n-type), heavily doped

region 317, and deep trenches 304, a deep well 316 that functions as a termination region surrounding the device that has a depth extends to substantially the same depth as the transistor trench. This depth trench operates to reduce the strength of the electric field across the gate oxide at the corners of the trenches and limit the formation of hot carriers in the vicinity of the trench. See also, col. 4, line 66- col. 5, line 5.

Therefore, it would have been obvious to one of ordinary skill in the art to recognize the teaching of the deep termination region as taught by Williams to incorporate this feature in Hsieh's device in order to operate to reduce the strength of the electric field across the gate oxide at the corners of the trenches and limit the formation of hot carriers in the vicinity of the trench.

In regard to claims 75 and 119, P region 613 adjacent to n-region 302 forms a p/n junction inherently. See Williams' fig. 3.

In regard to claim 77, Williams further discloses a layer of dielectric material 314 formed over the deep doped region; and a layer of conductive material 312 formed on top of the layer of dielectric material.

The dielectric material layer is used to ensure short circuit between the source and the gate. And the conductive layer is used to deliver current and tie the deep p+ diffusion region to N+ source region. This feature is commonly used in this vertical trench gate device.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to recognize the commonly used features as taught by Williams

in order to properly make connections between layers and protect the device from being electrically short.

In regard to claim 79, see above discussions regarding to claims 57-59.

In regard to claims 80-81, and 85, Williams further discloses all regions extend along the trench, See fig. 5.

In regard to claim 82, Hshieh further discloses comprising a source contact region defined at the surface of the semiconductor substrate and configured to contact the doped source region by layer 30. See also, fig. 3 and col. 5, lines 44-48.

In regard to claim 83, wherein the source contact regions are alternately formed. See fig. 3.

In regard to claim 90, see the above discussion regarding to claim 60, where Hshieh teaches the thickness of the second doped region.

In regard to claim 91, see the above discussion regarding to claim 61, where Hshieh teaches the thickness of the second doped region.

In regard to claim 96, see the above discussion regarding to claim 66, where Hshieh teaches the thickness of the distance between the bottom of the doped heavy body to the junction.

Claims 66 and 117 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hshieh as applied to claims 46-49, 50-52, 54-58, 60-65, 67-73, 84, 86-87, 89, and 92-95 above.

In regard to claims 66 and 117, Hshieh discloses all of the claimed limitation as mentioned above except explicitly mention the thickness, or distance of the heavily

doped body to the doped well junction that is less than 0.5 microns. Hshieh, however, discloses the well region which contains the heavily doped region is 2.5 microns. See the above discussion regarding to claim 65.

At the time of the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the thickness of this region because applicant has not disclosed that this thickness provides an advantage, is used for a particular purpose, or solves a stated problem. One of ordinary skill in the art, furthermore, would have expected applicant's invention to perform equally well with either shape because they perform the same function of promoting electrical contacts between regions, in this case, regions 14 and layer 30.

Therefore, it would have been obvious to one of ordinary skill in the art to modify Hshieh to obtain the invention as specified in the above claim.

Indeed, it has been held that mere dimensional limitations are *prima facie* obvious absent a disclosure that the limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical. See, for example, *In re Rose*, 220 F.2d 459, 105 USPQ 237 (CCPA 1955); *In re Rinehart*, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976); *Gardner v. TEC Systems, Inc.*, 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984); *In re Dailey*, 357 F.2d 669, 149 USPQ 47 (CCPA 1966).

Note that the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular chosen dimensions or upon another

variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934.

In regard to claim 120, see above discussion regarding to claim 55.

Response to Arguments

5. Applicant's arguments filed 2/14/05 have been fully considered but they are not persuasive. For instance, Applicants contend that the cited art does not show a region that is deeper than the source and shallower than the trench. Regions 36 and 18 in fig. 2 in fact are deeper than the source as claimed and shallower than the trench 22.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nathan W. Ha whose telephone number is (571) 272-1707. The examiner can normally be reached on M-TH 8:00-7:00(EST).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Nathan Ha
May 1, 2005



HOAI PHAM
PRIMARY EXAMINER